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Introduction
This paper deals with packing vertex-disjoint circuits in a directed graph. We are given a directed graph (digraph), which is finite and may have loops and multiple edges. A path and a circuit of a digraph mean directed path and circuit, respectively. The circuit packing problem is the problem of finding k vertex-disjoint circuits for a given positive integer k.
A family F of subgraphs is said to have the Erdős-Pósa property if for every integer k there exists an integer f (k, F) such that every (undirected or directed) graph G contains either k vertex disjoint subgraphs in F or a set X of at most f (k, F) vertices such that G \ X has no subgraph in F. The term Erdős-Pósa property arose because in [2] , Erdős and Pósa proved that the family of circuits in an undirected graph has this property. The Erdős-Pósa property is Figure 1 : A Counterexample for the Erdős-Pósa property for S-circuits concerned about both "packing", i.e., k vertex-disjoint subgraphs and "covering", i.e., at most f (k) vertices that hit all the subgraphs in G. Starting with this result, there is a host of results in this direction. Packing appears almost everywhere in extremal graph theory, while covering leads to the well-known concept "feedback set" in theoretical computer science. Also, the circuit packing problem is a well-known problem too, e.g., [12] .
For a directed graph, the Erdős-Pósa property for the family of directed circuits was conjectured by Younger [19] in 1973. Gallai [7] had previously conjectured the case of k = 2, which was shown by [13] , and the planar case was resolved by Reed and Shepherd [16] . In 1996, Reed, Robertson, Seymour, and Thomas [15] settled Younger's conjecture:
Theorem 1.1 For any positive integer k, there exists a constant t k such that every digraph has either k vertex-disjoint circuits, or a vertex subset X with |X| ≤ t k that meets all directed circuits.
In this paper, we aim at extending Theorem 1.1 to packing vertex-disjoint circuits through prescribed vertices. Let G = (V, E) be a digraph with vertex set V and arc set E, and S be a vertex subset. The S-circuit packing problem is the problem of finding k vertex-disjoint Scircuits for a given positive integer k, where an S-circuit is a circuit which has a vertex in S. We denote by ν S (G) the maximum k such that G has k vertex-disjoint S-circuits. The minimum size of an S-hitting set, a vertex subset meeting all S-circuits, is denoted by τ S (G). Then we consider the following natural generalization of Theorem 1.1: for a positive integer k, there is a constant t k such that every digraph
However, this statement does not hold. Indeed, as pointed out by Paul Wollan, a digraph G as in Figure 1 satisfies ν S (G) = 1 because any two S-circuits intersect by the planarity, while τ S (G) = Ω( √ |V |) holds. We then relax an S-circuit packing to a half-integral packing as follows: Conjecture 1.2 Let k be a positive integer. There exists a constant t k such that every digraph G = (V, E) with prescribed vertices S ⊆ V has either k S-circuits in which each vertex is used at most twice, or an S-hitting set X with |X| ≤ t k .
In this paper, we discuss a fractional packing of S-circuits, and tackle to bound its fractionality. It should be noted that, for an undirected graph, it is shown in [11] that the family of S-circuits has the Erdős-Pósa property.
Fractional Packing of Circuits
A fractional packing of (S-)circuits in a digraph G = (V, E) is a function q assigning a nonnegative rational q(C) to every (S-)circuit C, such that for every vertex v,
We define the value of q to be the summation of q(C) over all directed (S-)circuits C. The maximum value of a fractional packing of S-circuits is denoted by ν * S (G) (ν * S if no ambiguity). Seymour [17] showed τ S (G) = O(ν * S log ν * S log log ν * S ) when S = V . This result was extended to the case of S V by Even, Naor, Schieber, and Sudan [5] , which means that a fractional version of the Erdős-Pósa property for S-circuits holds.
The main result of this paper is to show a bounded fractional version of the Erdős-Pósa property for S-circuits. Let q be a fractional packing of S-circuits. We say that q is a 1/pintegral packing, where p is a positive integer, if q(C) is restricted to {0,
The maximum value of a 1/p-integral packing is denoted by ν p S (G). We prove the following theorem in Section 3.
Theorem 1.3 Let k be a positive integer. Then there exists a constant
We now review algorithmic aspects for the circuit packing problem. For an undirected graph, we can find k disjoint circuits in linear time for fixed k. Indeed, if a given graph has large tree width, then we can do this from the existence of a large grid minor, and otherwise we can use the dynamic programming to find disjoint circuits. In contrast, for a directed graph, the circuit packing problem is W[1]-hard, which follows from Slivkins [18] . Thus the circuit packing problem for a digraph is not fixed-parameter tractable (FPT) unless the class FPT equals the class W [1] . In the last section of [15] , Reed, Robertson, Seymour, and Thomas mentioned an O(n f (k) ) time algorithm for this problem for some function f . This paper discusses parameterized approximability for the S-circuit packing problem. An FPT algorithm is an algorithm which runs in f (k)n O (1) , where f is a computable function, k is the parameter value, and n is the size of the input. An FPT algorithm for a parameterized maximization problem is an FPT approximation algorithm with approximation ratio ρ if given instance of the problem and a positive integer k the algorithm computes a solution of cost at least k/ρ(k) if the instance has a solution of cost at least k, where ρ is a computable function such that k/ρ(k) is nondecreasing and unbounded. Grohe and Grüber [10] devised an FPT approximation algorithm for the circuit packing problem based on the proof of Theorem 1.1. Our proof of Theorem 1.3 provides an FPT approximation algorithm for the problem of a 1/5-integral packing of S-circuits. Theorem 1. 4 The problem of finding a 1/5-integral S-circuit packing has an FPT approximation algorithm with polynomial running time.
We will describe the proof of Theorem 1.4 in Section 4. The linear programing dual of the fractional S-circuit packing problem is the fractional subset feedback vertex set problem, which is the problem of finding a minimum S-hitting set in a digraph. For this problem, Even, Naor, Rao, and Schieber [4] and Even, Naor, Schieber, and Sudan [5] gave O(log ν * S log log ν * S )-approximation algorithms, which are used to obtain Theorem 1.4 in Section 4. For a planar digraph with S = V , Goemans and Williamson [8] provided a 9/4-approximation algorithm. Their algorithm does not work when S V , but their framework also leads to a 9/4-approximation algorithm for the subset feedback vertex set problem of a planar undirected graph. For non-planar undirected graphs, Even, Naor, and Zosin [6] presented an 8-approximation algorithm.
Preliminaries
The rest of this section is devoted to giving some notations and definitions. We assume that a path has at least one vertex, and no repeated vertices otherwise specified. A linkage L in a digraph G is a subdigraph consisting of vertex-disjoint paths. Let a linkage L consist of P 1 , . . . , P k and P i be a path from
A separation in G is an ordered pair (X, Y ) of subsets of V with X ∪ Y = V so that no edge has the tail in X \ Y and the head in Y \ X. Its order is |X ∩ Y |. We shall frequently need the following version of Menger's theorem.
Theorem 1.5 Let G = (V, E) be a digraph with A, B ⊆ V , and k ≥ 0 be an integer. Then exactly one of the following holds:
• there is a linkage from A to B of size k.
• there is a separation (X, Y ) of G of order < k with A ⊆ X and B ⊆ Y .
Two Linkages between Prescribed Vertices and a Hitting Set
Let G = (V, E) be a digraph with S ⊆ V , and H be a minimum S-hitting set. For J ⊆ S, we denote by λ 1 (J) the maximum size of a linkage from J to H, and by λ 2 (J) to J from H. In this section, we show that there exists a sufficiently large subset T ⊆ S with λ 1 (T ) = λ 2 (T ) = |T |.
We first observe the following lemma.
Lemma 2.1 Let G = (V, E) be a digraph with S ⊆ V , and H be a minimum S-hitting set with
Similarly, a separation (X, Y ) with H ⊆ X and S ⊆ Y also has the order ≥ τ S (G).
Proof:
Since each S-circuit C meets both vertices in H and S, the circuit C has a vertex in X ∩ Y , and hence X ∩ Y is an S-hitting set. Thus
Theorem 2.2 Let G = (V, E) be a digraph with S ⊆ V . Let H be a minimum S-hitting set with |H| = τ S (G). Then there exists T ⊆ S with |T | ≥ τ S (G)/2 such that G has two linkages of order |T | from T to H and from H to T .
Proof: Take a maximum subset T ⊆ S such that G has two linkages of order |T | from T to H and from H to T , that is,
Assume to the contrary that t < τ S (G)/2. Let
, the maximum size of a linkage from T 1 to H is > t. Take a vertex v ∈ T 1 \ T , and let T ′ = T ∪ {v}. Since G has no linkage of size > t from T ′ to H, it follows from Theorem 1.5 that there exists a separation (A, B) with T ′ ⊆ A, H ⊆ B, and |A ∩ B| = t. Among such separations, choose (A, B) such that A is maximal. The set B \ A has a vertex u of T 1 , otherwise (A, B) separates T 1 and H, which contradicts λ 1 (T 1 ) > t. By Theorem 1.5 applied to T ∪ {u} and H, there exists a separation
is a separation between T and H, this contradicts λ 1 (T ) = t. Thus we obtain λ 1 (T 1 ) = t. Similarly, λ 2 (T 2 ) = t holds.
By λ 1 (T 1 ) = t, it follows from Theorem 1.5 that there exists a separation (X, Y ) with
Note that S Y is nonempty, otherwise (X, Y ) separates S and H, which contradicts Lemma 2.1 by
We claim that W ∪ W ′ is an S-hitting set. Let C be an S-circuit, and v be a vertex in S ∩ V (C). Since C has a vertex in H, the circuit C has a vertex in W if v ∈ S ∩ X, and a vertex in
By 2t < τ S (G), this is a contradiction.
Fifth-Integral Packing of S-Circuits
In this section, we shall prove Theorem 1.3 by induction on k. If k = 1, then this statement is obvious. We suppose that, for l ≤ k − 1, there exists f (l) such that, for a digraph G = (V, E) 
which contradicts |H| = τ S (G). Thus the statement holds.
Let p be a positive integer. A 1/p-integral linkage L in a digraph G is a subdigraph consisting of paths, which may not be simple, such that each end vertex of these paths appears exactly once in these paths, and each inner vertex is in at most p times of them. The size of a 1/p-integral linkage is the number of paths. A linkage in which each path has a vertex in S is called a linkage through S. By Theorem 2.2, we show the following lemma. 
Proof: By Theorem 2.2, there exists T ⊆ S with |T | = t, where t ≥ τ S (G)
consists of r non-simple paths from A to B such that each inner vertices are in at most four times of them. Thus G has a 1/4-integral linkage of order r from A to B through S.
The following theorem is similar to the result of Reed, Robertson, Seymour, and Thomas [15] . 1 from (a 1 , . . . , a p ) to (b 1 , . . . , b p ) .
Theorem 3.3 Let k ≥ 1 be an integer such that f (k − 1) exists, and p ≥ 1 be an integer. Then there exists a constant g(k, p) such that the following holds: For any digraph G = (V, E) and
• There is a 1/4-integral linkage L 2 from (b 1 , . . . , b p ) to one of (a 1 , . . . , a p ) and (a p , . . . , a 1 ) through S.
In order to prove Theorem 3.3, we shall need Ramsey's theorem [14] . We also need the following result by Erdős and Szekeres [3] .
Proposition 3.5 Let s, t be integers, and let n = (s − 1)(t − 1) + 1, and let a 1 , . . . , a n be distinct integers. Then either
Proof Theorem 3.3: Let
and define
We claim that g(k, p) satisfies the theorem. Let G be a digraph such that ν 5 S (G) < k and τ S (G) ≥ g(k, p) , and H be a minimum S-hitting set with |H| = τ S (G). Choose A ⊆ H with
Let X ⊆ Z with |X| = l. We define a function p 1 (X) as follows. If there exists a linkage L 1 (X) of order l from A to X with no vertex in Z \ X, then there exists a sequence (a 1 , . . . , a l ) of A so that L 1 (X) links (a 1 , . . . , a l ) toX, and define p 1 (X) = (a 1 , . . . , a l ) . If no such linkage from A to X, then define p 1 (X) = ∅. We next define a function p 2 (X) as follows. If there exists a 1/4-integral linkage L 2 (X) of order l from X to A through S, then there exists a sequence ( to (b 1 , . . . , b l ) 1/4-integrally, and define p 2 (X) = (b 1 , . . . , b l ) . If no such 1/4-integral linkage from A to X, then p 2 (X) = ∅.
We define h(X) to be the pair (p 1 (X), p 2 (X)). Let Q be the set of all pairs (a, b) such that each of a, b is either the empty set or a sequence of l vertices in A. Then |Q| = (l! + 1) 2 , and h(X) ∈ Q for each X ⊆ Z with |X| = l. By Proposition 3.4, there exists T ⊆ Z with |T | = r and (a, b) ∈ Q such that h(X) = (a, b) for any X ⊆ T with |X| = l. Note that a and b are not the empty set. Indeed, suppose a = ∅. Then take a set A ′ with A ⊆ A ′ ⊆ H \ T and |A ′ | = r. By Lemma 3.1, there exists a linkage of order r from A ′ to T with no vertex in H \ (A ′ ∪ T ). This linkage includes a linkage of order l from A to a subset X of T with no vertex in H \ (A ∪ X), which contradicts a = ∅. Thus a is not the empty set. Similarly, Lemma 3.2 implies that there exists a 1/4-integral linkage of order r from T to A ′ through S. This 1/4-integral linkage includes a 1/4-integral linkage of order l from a subset X of T to A through S. Thus b is not the empty set.
Let a = (a 1 , . . . , a l ) and
). This completes the proof.
We are now ready to prove Theorem 1.3. Proof of Theorem 1.3: We prove this statement by induction on k. Assume that k ≥ 1 and
, where g is as in Theorem 3.3. Suppose that G = (V, E) and S ⊆ V satisfies ν 5 S (G) < k and τ S (G) > g(k, p). Then it follows from Theorem 3.3 that G has a linkage L 1 of order 10k and a 1/4-integral linkage L 2 of order 10k through S as in Theorem 3.3. Since the ith and (10k + 1 − i)th paths in both linkages L 1 and L 2 form an S-circuit which may not be simple, we obtain at least one simple S-circuit from these paths. Hence L 1 ∪ L 2 contains at least 5k such S-circuits C 1 , . . . , C 5k such that each vertex is contained in at most five of them. Therefore, by defining q(C i ) = 1/5 for 1 ≤ i ≤ 5k and q(C) = 0 for the other S-circuits, we know the maximum value of q is ≥ k, which contradicts the assumption. Hence such G does not exists, and consequently the statement holds.
FPT Approximation Algorithm for Fifth-integral Packing
In this section, we present an FPT approximation algorithm for a fifth-integral packing of Scircuits. Our algorithm is a recursive one derived from making the proof of Theorem 1.3 algorithmic.
The framework of this algorithm is designed by analogy with Grohe and Grüber [10] . We will first design an algorithm A that computes a 1/5-integral packing of S-circuits of size at least ν * (G)/ρ(ν * (G)) for a given digraph G and some computable function ρ such that the running time is bounded by g(ν * (G)) · |G| O(1) for some computable function g and the input size |G|. It follows from Proposition 9 in [1] that the algorithm A implies an FPT approximation algorithm for the 1/5-integral S-circuit packing problem, which proves Theorem 1.4.
It remains to describe the algorithm A. This algorithm is a recursive algorithm based on the following two lemmas. The first one below can be obtained from the proofs of Lemmas 3.1, 3.2, and Theorem 2.2. For the completeness, we give a sketch of the proof. (ii) There is an S-hitting set H ′ with |H ′ | < |H|. It is known in [9] that for integers q, l, r ≥ 1 the value R l (r, q) in Proposition 3.4 is bounded by
for some constants c q , where exp (l) (x) is the iterated exponential function defined inductively as exp (l) (x) = x and exp (l) (x) = 2 exp (l−1) (x) for l ≥ 2. For a digraph G, we define κ = κ(G) to be the maximum integer with
We denote µ(G) = (κ + 1)((κ − 1) 2 + 1).
The following lemma follows from the same construction as the proof of Theorem 3.3. Note that φ(r) can be defined to be the maximum integer with (10φ(r) + 1)((10φ(r) − 1) 2 + 1) ≤ r.
We now design the algorithm A by the following argument in Lemma 11 of [10] . The algorithm A starts with computing an S-hitting set H of G of size O(ν * S log ν * S log log ν * S ) using polynomialtime algorithms such as [4, 5] . Then we recursively do the following procedure for a pair (G, H) with a digraph G and an S-hitting set H: If H satisfies (i) of Lemma 4.1 then we obtain a 1/5-integral packing of S-circuits with a sufficiently large size by Lemma 4.2. If H satisfies (iii) then we split G into G 1 and G 2 with |H 1 | ≥ |H 2 |, keep the S-circuit C 2 , and repeat this procedure for (G 1 , H 1 ) . We call this step a splitting step. The remaining case is that H satisfies (ii). In this case, if G is the input of A then do the procedure for (G, H ′ ). Otherwise, G is a subdigraph obtained by some splitting steps. In the last splitting step, let (G 0 , H 0 ) produce (G, H) and the other subdigraph (G 1 , H 1 ). Then construct an (S ∩ V (G 0 ))-hitting set H ′ 0 of G 0 using H ′ and H 1 as (iii) of Lemma 4.1. If |H ′ 0 | < |H 0 | then do the procedure for (G 0 , H ′ 0 ). Else if |H ′ | < |H 1 | apply the procedure for (G 1 , H 1 ), and otherwise for (G, H ′ ). We repeat this procedure until H satisfies (i) or G is a subdigraph obtained by O(logµ(G)) splitting steps. Note that this procedure has a step going back to a larger digraph, but such step reduces the size of an S-hitting set. Hence the algorithm A terminates in g(ν * (G)) · |G| O(1) times for some computable function g. The output is a 1/5-integral packing of S-circuits with a sufficiently large size. Thus we obtain the desired algorithm A.
